Exhibit 25

1	MORGAN, LEWIS & BOCKIUS LLP						
2	Daniel Johnson, Jr. (State Bar No. 57409) Brett M. Schuman (State Bar No. 189247)						
3	Amy M. Spicer (State Bar No. 188399) One Market, Spear Street Tower						
4	San Francisco, CA 94105-1126 Tel: 415.442.1000						
5	Fax: 415.442.1001 djjohnson@morganlewis.com						
6	bschuman@morganlewis.com aspicer@morganlewis.com						
7	MORGAN, LEWIS & BOCKIUS LLP						
8	Andrew J. Wu (State Bar No. 214442) Yalei Sun (State Bar No. 242256)						
9	2 Palo Alto Square 3000 El Camino Real, Suite 700						
10	Palo Alto, CA 94306-2122 Tel: 650.843.4000 Fax: 650.843.4001 awu@morganlewis.com ysun@morganlewis.com						
11							
12							
13	Attorneys for Plaintiffs and Counterdefendants ALPHA & OMEGA SEMICONDUCTOR, LTD.						
14	ALPHA & OMEGA SEMICONDUCTOR, II	NC.					
15							
16		ES DISTRICT COURT					
17	NORTHERN DISTRICT OF CALIFORNIA SAN FRANCISCO DIVISION						
18							
19							
20	ALPHA & OMEGA SEMICONDUCTOR, LTD., a Bermuda corporation; and ALPHA & OMEGA SEMICONDUCTOR,	Case No. C 07-2638 JSW (Consolidated with Case No. C-07-2664 JSW)					
21	INC., a California corporation,	AOS'S SUPPLEMENTAL PRELIMINARY					
22	Plaintiffs and Counterdefendants,	INVALIDITY CONTENTIONS FOR U.S. PATENT NOS. 6,429,481, 6,521,497,					
23	V.	6,710,406, 6,828,195, 7,148,111, AND 6,818,947 PURSUANT TO PATENT L.R. 3					
24	FAIRCHILD SEMICONDUCTOR CORP., a Delaware corporation,	3					
25	Defendant and Counterclaimant.						
26	Detendant und Counterclumant.						
27	AND RELATED COUNTERCLAIMS.						
28							

3

4 5

6 7

8 9

10

11 12

13

14

15 16

17

18

19 20

21

22 23

24

25

26

27

28

Plaintiffs and Counterdefendants Alpha & Omega Semiconductor, Ltd. and Alpha & Omega Semiconductor, Inc. (collectively, "AOS") hereby provide the following supplemental invalidity claim charts for six asserted U.S. Patents, including U.S. Patent Nos. 6,429,481 ("the '481 Patent'), 6,521,497 ("the '497 Patent"), 6,710,406 ("the '406 Patent"), 6,828,195 ("the '195 Patent"), and 7,148,111 ("the '111 Patent"), which are collectively referred to as "the Mo Patents," and U.S. Patent No. 6,818,947 ("the '947 Patent"), pursuant to Patent L.R. 3-3 and the stipulated schedule in response to the two Disclosures of Asserted Claims and Preliminary Infringement Contentions prepared by Fairchild Semiconductor Corporation ("Fairchild").

For each asserted claim of the six asserted Fairchild Patents, AOS hereby: (1) identifies each prior art reference that either anticipates the claim or renders the claim obvious; (2) identifies where within each prior art reference each claim element is found; and (3) identifies whether these prior art references anticipate the claim or render the claim obvious and identifies combinations of prior art references that render the claim obvious.

As an initial matter, AOS notes that AOS is providing these invalidity claim charts while discovery from Defendant and Counterclaimant Fairchild is still ongoing. In particular, Fairchild has not provided complete discovery in response to AOS's interrogatories and requests for production relating to the six asserted Fairchild Patents. Depositions of persons involved in the drafting and prosecution of the asserted Fairchild parents will likely reveal more information that affects the conclusions herein. In addition, the Court has not yet construed the claims. Fairchild has not yet disclosed its theories of infringement; in particular, Fairchild has not yet disclosed its theories regarding certain recited properties of the claim elements. Accordingly, AOS reserves the right to supplement this response chart as it obtains further discovery from Fairchild or as otherwise permitted by the Court or the applicable rules.

Patent Local Rule 3-3 Response Chart <u>I.</u>

Identification of Prior Art Α.

Presently, AOS intends to at least rely upon the following prior at patents and references:

- U.S. Patent No. 4,374,455
- U.S. Patent No. 5,072,266

C	ase 3:07-cv-02638-JSW	Document 155-26	Filed 03/27/2008	Page 4 of 14
1	• U.S. Patent	No. 5,233,215		
2	• U.S. Patent	No. 5,268,586		
3	• U.S. Patent	No. 5,316,959		
4	• U.S. Patent	No. 5,349,224		
5	• U.S. Patent	No. 5,352,915		
6	• U.S. Patent	No. 5,405,794		
7	• U.S. Patent	No. 5,430,324		
8	• U.S. Patent	No. 5,460,985		
9	• U.S. Patent	No. 5,527,720		
10	• U.S. Patent	No. 5,597,765		
11	• U.S. Patent	No. 5,629,543		
12	• U.S. Patent	No. 5,674,766		
13	• U.S. Patent	No. 5,689,128		
14	• U.S. Patent	No. 5,701,023		
15	• U.S. Patent	No. 5,814,858		
16	• U.S. Patent	No. 5,864,159		
17	• U.S. Patent	No. 5,877,528		
18	• U.S. Patent	No. 5,910,669		
19	• U.S. Patent	No. 5,930,630		
20	• U.S. Patent	No. 5,998,833		
21	• U.S. Patent	No. 5,998,836		
22	• U.S. Patent	No. 6,031,265		
23	• U.S. Patent	No. 6,118,150		
24	• U.S. Patent	No. 6,404,025		
25	• U.S. Patent	No. 6,838,722		
26	European P	atent Application No. 0	0159663	

28

Japanese Patent Application No. 1995066395

11 12

10

14

13

16

15

18

19

20

17

21 22

23

24 25

27

26

28

- Sze, S. M., "Physics of Semiconductor Devices," 2nd Ed., Bell Laboratories, 1981 ("the Sze book")
- Baliga, B. Jayant, "Power Semiconductor Devices," PWS Publishing Company, 1996 ("the Baliga book")
- Grant, D.A., Gowar, J., "Power MOSFETs: Theory and Applications," A. Wiley-Interscience Publication, 1989 ("the Grant book")

Additionally, AOS intends to rely on the inventor admissions made in the six asserted Fairchild Patents relating to the scope of prior art teaching, including but not limited to: U.S. Patent No. 6,429,481 and its Prosecution History; U.S. Patent No. 6,521,497 and its Prosecution History; U.S. Patent No. 6,710,406 and its Prosecution History; U.S. Patent No. 6,828,195 and its Prosecution History; U.S. Patent No. 7,148,111 and its Prosecution History; U.S. Patent No. 6,818,947 and its Prosecution History; as well as any patent applications filed in any other jurisdictions (including PCT applications) that are related to any of the six asserted Fairchild patents and their respective prosecution histories. AOS also reserves the right to rely upon other prior art uncovered during the course of discovery including, for example, Fairchild's own sales, offers for sale, use, or disclosures prior to the invention dates of the asserted Fairchild Patents.

В. **Identification of Asserted Claim Elements of the Six Asserted Fairchild Patents in Prior Art**

Presented below are locations within each listed prior art reference of the various elements of the asserted claims of the six asserted Fairchild Patents. Although specific references are made, each particular reference may contain additional discussion of a given claim element at other locations. Thus, the following description is made in an effort to identify each claim element as being contained in the respective references and is not intended to be an exhaustive listing of all teachings of a particular claim element within each prior art reference. AOS reserves the right to contend that other claims of the asserted Fairchild Patents are invalid; for example, if Fairchild amends its infringement contentions to assert other claims, AOS reserves the right to assert invalidity of those claims.

combinations of prior art that render the six asserted Fairchild Patents obvious in connection with further discovery, claim construction, the parties' exchange of expert reports, and as appropriate under Patent L.R. 3-6.

D. Additional Invalidity Claims against the Six Asserted Fairchild Patents

Besides the invalidity claims listed above under 35 U.S.C. §§102 and 103, AOS hereby asserts the following invalidity defenses against the six asserted Fairchild Patents under 35 U.S.C. §112. AOS reserves the right to revise and/or amend the following defenses pursuant to Federal Rule of Civil Procedure 26(e) and the Orders of record in this matter to the extent appropriate in light of further investigation and discovery regarding the defenses, the Court's construction of the claims at issue, and the review and analysis of expert testimony.

1. The '481 Patent

- a. All asserted claims of the '481 Patent are invalid under 35 U.S.C. §112, ¶1 for failing to meet the written description requirement with respect to the term "abrupt junction;"
- b. All asserted claims of the '481 Patent are invalid under 35 U.S.C. §112, ¶1 for failing to meet the enablement requirement with respect to the term "abrupt junction;"
- c. All asserted claims of the '481 Patent are invalid under 35 U.S.C. §112, ¶2 because the term "abrupt junction" renders the claims indefinite;
- d. Claims 1-5 and 18-20 of the '481 Patent are invalid under 35
 U.S.C. §112, ¶1 for failing to meet the written description
 requirement with respect to the phrase "the depth of the junction,
 relative to the depth of the well, is adjusted so that a transistor
 breakdown initiation point is spaced away from the trench in the
 semiconductor;"
- e. Claims 1-5 and 18-20 of the '481 Patent are invalid under 35

 U.S.C. §112, ¶1 for failing to meet the enablement requirement

 AOS'S SUPPLEMENTAL PRELIMINARY
 INVALIDITY CONTENTIONS

C 07-2638 JSW

28

1		with respect to the phrase "t
2		depth of the well, is adjuste
3		initiation point is spaced aw
4		semiconductor;"
5	f.	Claims 1-5 and 18-20 of the
6		U.S.C. §112, ¶2 because the
7		relative to the depth of the v
8		breakdown initiation point i
9		semiconductor" renders the
10	g.	Claims 6-14 and 21 of the '
11		§112, ¶1 for failing to meet
12		with respect to the phrase "a
13		depth of the well is adjusted
14		originates in the semicondu
15		trenches when voltage is ap
16	h	Claims 6-14 and 21 of the '
17		§112, ¶1 for failing to meet
18		respect to the phrase "a dep
19		of the well is adjusted so the
20		in the semiconductor in a re
21		when voltage is applied to t
22	i.	Claims 6-14 and 21 of the '
23		§112, ¶1 for failing to meet
24		with respect to the phrase "a
25		depth of the well is adjusted
26		originates in the semicondu
27		trenches when voltage is ap
28		claims indefinite;

with respect to the phrase "the depth of the junction, relative to the lepth of the well, is adjusted so that a transistor breakdown nitiation point is spaced away from the trench in the emiconductor;"

- Claims 1-5 and 18-20 of the '481 Patent are invalid under 35 U.S.C. §112, ¶2 because the phrase "the depth of the junction, relative to the depth of the well, is adjusted so that a transistor breakdown initiation point is spaced away from the trench in the semiconductor" renders the claims indefinite;
- Claims 6-14 and 21 of the '481 Patent are invalid under 35 U.S.C. \$112, ¶1 for failing to meet the written description requirement with respect to the phrase "a depth of the heavy body relative to a depth of the well is adjusted so that breakdown of the transistor originates in the semiconductor in a region spaced away from the trenches when voltage is applied to the transistor;"
- Claims 6-14 and 21 of the '481 Patent are invalid under 35 U.S.C. §112, ¶1 for failing to meet the enablement requirement with respect to the phrase "a depth of the heavy body relative to a depth of the well is adjusted so that breakdown of the transistor originates in the semiconductor in a region spaced away from the trenches when voltage is applied to the transistor;"
 - Claims 6-14 and 21 of the '481 Patent are invalid under 35 U.S.C. §112, ¶1 for failing to meet the written description requirement with respect to the phrase "a depth of the heavy body relative to a depth of the well is adjusted so that breakdown of the transistor originates in the semiconductor in a region spaced away from the trenches when voltage is applied to the transistor" renders the claims indefinite:

j.	Claims 15-17 and 22 of the '481 Patent are invalid under 35 U.S.C
	§112, ¶1 for failing to meet the written description requirement
	with respect to the phrase "a depth of the heavy body junction
	relative to a maximum depth of the well, is adjusted so that a peak
	electric field in the substrate is spaced away from the trench when
	voltage is applied to the transistor;"

- k. Claims 15-17 and 22 of the '481 Patent are invalid under 35 U.S.C. §112, ¶1 for failing to meet the enablement requirement with respect to the phrase "a depth of the heavy body junction relative to a maximum depth of the well, is adjusted so that a peak electric field in the substrate is spaced away from the trench when voltage is applied to the transistor;"
- Claims 15-17 and 22 of the '481 Patent are invalid under 35 U.S.C. §112, ¶2 because the phrase "a depth of the heavy body junction relative to a maximum depth of the well, is adjusted so that a peak electric field in the substrate is spaced away from the trench when voltage is applied to the transistor" renders the claims indefinite;
- m. Claim 22 of the '481 Patent is invalid under 35 U.S.C. §112, ¶1 for failing to meet the written description requirement with respect to the phrase "the second depth relative to a depth of the well is adjusted to eliminate the need for any layers disposed between the epitaxial layer and the substrate;"
- n. Claim 22 of the '481 Patent is invalid under 35 U.S.C. §112, ¶1 for failing to meet the enablement requirement with respect to the phrase "the second depth relative to a depth of the well is adjusted to eliminate the need for any layers disposed between the epitaxial layer and the substrate;" and

26

AOS'S SUPPLEMENTAL PRELIMINARY INVALIDITY CONTENTIONS C 07-2638 JSW

because the phrase "a location of the abrupt junction relative to the

depth of the well is adjusted so that a transistor breakdown

BOCKIUS LLP

ATTORNEYS AT LAW

SAN FRANCISCO

§112, ¶1 for failing to meet the enablement requirement with respect to the term "abrupt junction;"

28

27

5. The '947 Patent

a.	All claims of the '947 Patent are invalid under 35 U.S.C. §112, ¶1
	because FIGS. 4A-4B and their associated text are new matter that
	were introduced into the specification after the initial filing of the
	application.

///

///

///

MORGAN, LEWIS & BOCKIUS LLP
ATTORNEYS AT LAW
SAN FRANCISCO

ACC

1 AOS has not yet completed its investigation of this matter and reserves the right to identify additional grounds that invalidate the six asserted Fairchild Patents obvious in connection 2 3 with further discovery, claim construction, the parties' exchange of expert reports, and as 4 appropriate under Patent L.R. 3-6. 5 6 Dated: March 3, 2008 MORGAN, LEWIS & BOCKIUS LLP 7 8 9 Andrew J. Wu Attorneys for Plaintiffs and Counterdefendants 10 ALPHA & OMEGA SEMICONDUCTOR, LTD. AND ALPHA & OMEGA SEMICONDUCTOR, 11 INC. 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

CERTIFICATE OF SERVICE

2

3

4

1

I am employed in the City of Palo Alto, County of Santa Clara, State of California, I am over the age of 18 years and not a party to the within action. My business address is 2 Palo Alto Square, 3000 El Camino Real, Palo Alto, California 94306. On March 3, 2008, I caused copies of the attached document(s) described as follows:

5

6

AOS'S SUPPLEMENTAL PRELIMINARY INVALIDITY CONTENTIONS FOR U.S. PATENT NOS. 6,429,481, 6,521,497, 6,710,406, 6,828,195, 7,148,111, AND 6,818,947 PURSUANT TO PATENT L.R. 3-3;

7

to be served on:

8

Eric P. Jacobs, Esq. Igor Shoiket, Esq. Matthew Hulse, Esq.

10

Leonard J. Augustine, Esq. Priya Sreenivasan, Esq.

11

TOWNSEND & TOWNSEND

12

2 Embarcadero Center, 8th Floor San Francisco, CA 94111

on the same day as it is placed for collection.

-

13

14

1516

17

18

19

20

2122

23

24

2526

27

28

(BY OVERNIGHT DELIVERY) I caused each such envelope to the addressee(s) noted above, with charges fully prepaid, to be sent by overnight delivery from Palo Alto, California. I am readily familiar with the practice of Morgan, Lewis & Bockius LLP for collection and processing of correspondence for overnight delivery, said practice being that in the ordinary course of business, mail is placed with the overnight delivery service

(BY FIRST CLASS MAIL) I caused each such envelope to the addressee(s) noted above, with postage thereon fully prepaid, to be placed in the United States mail in Palo Alto, California. I am readily familiar with the practice of Morgan, Lewis & Bockius LLP for collection and processing of correspondence for mailing, said practice being that in the ordinary course of business mail is deposited in the United States Postal Service the same date as it is placed for collection.

(BY PERSONAL SERVICE) The person whose name is noted below caused to be delivered by hand each such envelope to the addressee(s) noted above.

(BY FACSIMILE) The person whose name is noted below caused to be transmitted by facsimile each such document to the addressee(s) noted above.

(BY ELECTRONIC MAIL) The person whose name is noted below caused to be transmitted by electronic mail each such document to the addressee(s) noted above.

I declare under penalty of perjury under the laws of the State of California that the foregoing is true and correct. Executed at Palo Alto, California, on March 3, 2008.

Yalei Sur

SAN FRANCISCO